CMLDM8002A
CMLDM8002AG*
CMLDM8002AJ

SURFACE MOUNT PICOmini™
DUAL P-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET

PICOmini™

SOT-563 CASE

Central™
Semiconductor Corp.

***** Device is ***Halogen Free*** by design

APPLICATIONS:

- Load/Power Switches
- Power Supply Converter Circuits
- Battery Powered Portable Equipment

DESCRIPTION:

These CENTRAL SEMICONDUCTOR devices are dual chip Enhancement-mode P-Channel Field Effect Transistors, manufactured by the P-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. The CMLDM8002A utilizes the USA pinout configuration, while the CMLDM8002AJ, utilizing the Japanese pinout configuration, is available as a special order. These special Dual Transistor devices offer Low $r_{DS(on)}$ and Low $V_{DS(on)}$.

MARKING CODES: **CMLDM8002A: C08**
CMLDM8002AG*: CG8
CMLDM8002AJ: CJ8

FEATURES:

- Dual Chip Device
- Low $r_{DS(on)}$
- Low $V_{DS(on)}$
- Low Threshold Voltage
- Fast Switching
- Logic Level Compatible
- Small SOT-563 package

MAXIMUM RATINGS: (T_A=25°C)	**SYMBOL**		**UNITS**
Drain-Source Voltage	V_{DS}	50	V
Drain-Gate Voltage	V_{DG}	50	V
Gate-Source Voltage	V_{GS}	20	V
Continuous Drain Current	I_D	280	mA
Continuous Source Current (Body Diode)	I_S	280	mA
Maximum Pulsed Drain Current	I_{DM}	1.5	A
Maximum Pulsed Source Current	I_{SM}	1.5	A
Power Dissipation (Note 1)	P_D	350	mW
Power Dissipation (Note 2)	P_D	300	mW
Power Dissipation (Note 3)	P_D	150	mW
Operating and Storage Junction Temperature	T_J, T_{stg}	-65 to +150	°C
Thermal Resistance	Θ_{JA}	357	°C/W

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: (T_A=25°C unless otherwise noted)

SYMBOL	**TEST CONDITIONS**	**MIN**	**MAX**	**UNITS**
I_{GSSF}, I_{GSSR}	V_{GS}=20V, V_{DS}=0V		100	nA
I_{DSS}	V_{DS}=50V, V_{GS}=0V		1.0	μA
I_{DSS}	V_{DS}=50V, V_{GS}=0V, T_J=125°C		500	μIIA
$I_{D(ON)}$	V_{GS}=10V, V_{DS}=10V	500		mA
BV_{DSS}	V_{GS}=0V, I_D=10μA	50		V
$V_{GS(th)}$	V_{DS}=V_{GS}, I_D=250μA	1.0	2.5	V
$V_{DS(ON)}$	V_{GS}=10V, I_D=500mA		1.5	V
$V_{DS(ON)}$	V_{GS}=5.0V, I_D=50mA		0.15	V
V_{SD}	V_{GS}=0V, I_S=115mA		1.3	V

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0 mm^2
(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0 mm^2
(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4 mm^2

Central™
Semiconductor Corp.

CMLDM8002A
CMLDM8002AG*
CMLDM8002AJ

SURFACE MOUNT PICOmini™
DUAL P-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET

ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: (T_A=25°C unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
$r_{DS(ON)}$	V_{GS}=10V, I_D=500mA		2.5	Ω
$r_{DS(ON)}$	V_{GS}=10V, I_D=500mA, T_J=125°C		4.0	Ω
$r_{DS(ON)}$	V_{GS}=5.0V, I_D=50mA		3.0	Ω
$r_{DS(ON)}$	V_{GS}=5.0V, I_D=50mA, T_J=125°C		5.0	Ω
g_{FS}	V_{DS} =10V, I_D=200mA	200		mS
C_{rss}	V_{DS}=25V, V_{GS}=0, f=1.0MHz		7.0	pF
C_{iss}	V_{DS}=25V, V_{GS}=0, f=1.0MHz		70	pF
C_{oss}	V_{DS}=25V, V_{GS}=0, f=1.0MHz		15	pF
t_{on} / t_{off}	V_{DD}=30V, V_{GS}=10V, I_D=200mA R_G=25Ω, R_L=150Ω		20	ns

SOT-563 CASE - MECHANICAL OUTLINE



DIMENSIONS				
	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX
A	0.004	0.007	0.10	0.18
B	0.008		0.20	
C	0.022	0.024	0.56	0.60
D	0.059	0.067	1.50	1.70
E	0.020		0.50	
F	0.061	0.067	1.55	1.70
G	0.047		1.20	
H	0.006	0.012	0.15	0.30

SOT-563 (REV: R0)

PIN CONFIGURATIONS

CMLDM8002A (USA Pinout)
CMLDM8002AG*



LEAD CODE:
1) GATE Q1
2) SOURCE Q1
3) DRAIN Q2
4) GATE Q2
5) SOURCE Q2
6) DRAIN Q1

MARKING CODES: CMLDM8002A: C08
CMLDM8002AG*: CG8

CMLDM8002AJ (Japanese Pinout)



LEAD CODE:
1) SOURCE Q1
2) GATE Q1
3) DRAIN Q2
4) SOURCE Q2
5) GATE Q2
6) DRAIN Q1

MARKING CODE: CJ8

***** Device is ***Halogen Free*** by design

R2 (8-January 2009)