



CMLDM8002A
CMLDM8002AG*
CMLDM8002AJ

**SURFACE MOUNT PICOmini™
DUAL P-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET**

PICOmini™



SOT-563 CASE

* Device is **Halogen Free** by design

APPLICATIONS:

- Load/Power Switches
- Power Supply Converter Circuits
- Battery Powered Portable Equipment

MAXIMUM RATINGS: (T_A=25°C)

Drain-Source Voltage
Drain-Gate Voltage
Gate-Source Voltage
Continuous Drain Current
Continuous Source Current (Body Diode)
Maximum Pulsed Drain Current
Maximum Pulsed Source Current
Power Dissipation (Note 1)
Power Dissipation (Note 2)
Power Dissipation (Note 3)
Operating and Storage Junction Temperature
Thermal Resistance

Central™

Semiconductor Corp.

DESCRIPTION:

These CENTRAL SEMICONDUCTOR devices are dual chip Enhancement-mode P-Channel Field Effect Transistors, manufactured by the P-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. The CMLDM8002A utilizes the USA pinout configuration, while the CMLDM8002AJ, utilizing the Japanese pinout configuration, is available as a special order. These special Dual Transistor devices offer Low r_{DS(on)} and Low V_{DS(on)}.

MARKING CODES: CMLDM8002A: C08
CMLDM8002AG*: CG8
CMLDM8002AJ: CJ8

FEATURES:

- Dual Chip Device
- Low r_{DS(on)}
- Low V_{DS(on)}
- Low Threshold Voltage
- Fast Switching
- Logic Level Compatible
- Small SOT-563 package

SYMBOL		UNITS
V _{DS}	50	V
V _{DG}	50	V
V _{GS}	20	V
I _D	280	mA
I _S	280	mA
I _{DM}	1.5	A
I _{SM}	1.5	A
P _D	350	mW
P _D	300	mW
P _D	150	mW
T _J , T _{stg}	-65 to +150	°C
θ _{JA}	357	°C/W

ELECTRICAL CHARACTERISTICS PER TRANSISTOR: (T_A=25°C unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
I _{GSSF} , I _{GSSR}	V _{GS} =20V, V _{DS} =0V		100	nA
I _{DSS}	V _{DS} =50V, V _{GS} =0V		1.0	μA
I _{DSS}	V _{DS} =50V, V _{GS} =0V, T _J =125°C		500	μA
I _{D(ON)}	V _{GS} =10V, V _{DS} =10V	500		mA
BV _{DSS}	V _{GS} =0V, I _D =10μA	50		V
V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1.0	2.5	V
V _{DS(ON)}	V _{GS} =10V, I _D =500mA		1.5	V
V _{DS(ON)}	V _{GS} =5.0V, I _D =50mA		0.15	V
V _{SD}	V _{GS} =0V, I _S =115mA		1.3	V

- Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0 mm²
(2) FR-4 Epoxy PC Board with copper mounting pad area of 4.0 mm²
(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4 mm²


R2 (8-January 2009)

SURFACE MOUNT PICOmini™
DUAL P-CHANNEL
ENHANCEMENT-MODE
SILICON MOSFET

ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: ($T_A=25^\circ\text{C}$ unless otherwise noted)


SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
$r_{DS(ON)}$	$V_{GS}=10\text{V}, I_D=500\text{mA}$		2.5	Ω
$r_{DS(ON)}$	$V_{GS}=10\text{V}, I_D=500\text{mA}, T_J=125^\circ\text{C}$		4.0	Ω
$r_{DS(ON)}$	$V_{GS}=5.0\text{V}, I_D=50\text{mA}$		3.0	Ω
$r_{DS(ON)}$	$V_{GS}=5.0\text{V}, I_D=50\text{mA}, T_J=125^\circ\text{C}$		5.0	Ω
gFS	$V_{DS}=10\text{V}, I_D=200\text{mA}$	200		mS
C_{rss}	$V_{DS}=25\text{V}, V_{GS}=0, f=1.0\text{MHz}$		7.0	pF
C_{iss}	$V_{DS}=25\text{V}, V_{GS}=0, f=1.0\text{MHz}$		70	pF
C_{oss}	$V_{DS}=25\text{V}, V_{GS}=0, f=1.0\text{MHz}$		15	pF
t_{on} / t_{off}	$V_{DD}=30\text{V}, V_{GS}=10\text{V}, I_D=200\text{mA}$ $R_G=25\Omega, R_L=150\Omega$		20	ns

SOT-563 CASE - MECHANICAL OUTLINE



PIN CONFIGURATIONS


CMLDM8002A (USA Pinout)
CMLDM8002AG*



- LEAD CODE:**
- 1) GATE Q1
 - 2) SOURCE Q1
 - 3) DRAIN Q2
 - 4) GATE Q2
 - 5) SOURCE Q2
 - 6) DRAIN Q1

MARKING CODES: CMLDM8002A: C08
 CMLDM8002AG*: CG8

CMLDM8002AJ (Japanese Pinout)



- LEAD CODE:**
- 1) SOURCE Q1
 - 2) GATE Q1
 - 3) DRAIN Q2
 - 4) SOURCE Q2
 - 5) GATE Q2
 - 6) DRAIN Q1

MARKING CODE: CJ8

* Device is **Halogen Free** by design